


ResilienceP Analysis: Bounding Cache Persistence Reload Overhead for Set-Associative Caches


1. Motivation

- Caches induce **time variability** in task executions due to CRPD/CPRO.
- Lower priority tasks may need to account for cache evictions due to preemptions by the higher priority tasks (CRPD).
- Memory demand of the preempting tasks depends on the execution of all other tasks (CPRO).
- SoA approaches for CPRO calculation only consider direct-mapped caches.



4.1 SoA Resilience Analysis underestimate the CPRO

- SoA Resilience Analysis soundly estimates the maximum-age (and Resilience) of UCBs but may overestimate the Resilience of PCBs.



The ResilienceP analysis accounts for the overestimated resilience of PCBs in the SoA Resilience analysis by calculating the maximum-age of PCBs assuming the task is cyclic.


$$\rho_{j,i}^{res,s} = d_{mem} \times \left| PCB_j^s \setminus \left\{ m_j | res_{PCB}(m_j) \geq \sum_{\forall \tau_k \in \text{hep}(i) \setminus \tau_j} |ECB_k^s| \right\} \right|$$

2. Contributions

- Three approaches to calculate CPRO for set-associative caches.
 - PCB-ECB approach
 - ResilienceP Analysis
 - Improved ResilienceP Analysis
- The proposed approaches accounts for both CRPD and CPRO and dominates the SoA Resilience analysis that only accounts for CRPD.

3. PCB-ECB Approach

- In a set-associative cache one Evicting Cache Block (ECB) of a task may evict several Persistent Cache Blocks (PCBs) of other tasks.




If one or more ECBs of any task (other than the task under analysis) are mapped to cache set S then all PCBs (of the task under analysis) in S may be evicted and hence must be accounted for in the CPRO.

$$\rho_{j,i}^{set,s} = d_{mem} \times \min \left(CPRO_j^s, CPRO_{\text{hep}(i) \setminus \tau_j}^s \right)$$

$$CPRO_j^s = |PCB_j^s| \quad CPRO_{\text{hep}(i) \setminus \tau_j}^s = \begin{cases} k & \text{if } \bigcup_{\tau_k \in \text{hep}(i) \setminus \tau_j} ECB_k^s \neq \emptyset \\ 0 & \text{otherwise} \end{cases}$$

4. ResilienceP Analysis


- Assuming one ECB of any task (other than the task under analysis) in cache set S may evict all PCBs (of the task under analysis) in S is **Pessimistic**.



$$Resilience(PCB) = (Cache\ Associativity - 1) - Maximum_Age(PCB)$$

5. Improved ResilienceP Analysis

- For tasks with more than one execution paths, resilience of PCBs may vary depending on the execution path taken by the task.




Always considering the **minimum** resilience of PCBs for all jobs of a task executing in a time interval t may lead to overestimating the total CPRO the task may suffer in t.

By considering the variation in the resilience of PCBs over different jobs of a task executing in a time interval t, the improved resilienceP analysis results in much tighter CPRO bounds than the ResilienceP analysis.

Disturbance (D)	Number of jobs of τ_j (J)			
	2	3	...	$\lfloor \frac{t}{T_j} \rfloor$
1	$\min(1, x)$	$\min(2, x)$...	$\min(\lfloor \frac{t}{T_j} \rfloor - 1, x)$
2	$\min(1, x)$	$\min(2, x)$...	$\min(\lfloor \frac{t}{T_j} \rfloor - 1, x)$
$\geq k$	$\lfloor \frac{t}{T_j} \rfloor - 1$

CPRO Table for PCBs

6. Preliminary Results



7. Future Work

- In future, We will investigate how to efficiently build the CPRO table for PCBs under the improved ResilienceP analysis.
- We also plan to extend the analysis to cache hierarchy and shared caches in multi-core systems.
- Perform extensive experiments to evaluate our solutions